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With the increasing complexity of applications, rapid evolu-
tion of technology, and intense market competition in DSP
consumer markets, the ability to quickly take a product con-
cept to a working hardware/software demonstration is crit-
ical to the DSP industry. Key technologies required to meet
this challenge include new types of programmable compo-
nents that oﬀer novel trade-oﬀs between flexibility and ef-
ficiency, models for exchange of intellectual property, and
computer aided design techniques for simulation, synthesis,
verification, and integration of complex systems. The proto-
typing of modern DSP systems is especially complicated by
increasing levels of application dynamics, and complex phys-
ical constraints. The papers in this special issue span a broad
range of topics related to the rapid prototyping of DSP sys-
tems.
The first paper, by Tanougast et al., develops an approach
for dynamic reconfiguration of FPGA implementations. The
authors apply a temporal partitioning approach to the appli-
cation dataflow graph with the objective of minimizing the
FPGA resources required to meet a given performance con-
straint. Significant improvements in eﬃciency are demon-
strated on a number of image processing applications.
The next paper, by Kuusilinna et al., describes the design
of a large-scale emulation engine and an application exam-
ple from the field of low-power wireless devices. The pri-
mary goal of the emulator is to support design space explo-
ration of real-time algorithms. The emulator is customized
for dataflow dominant architectures especially focusing on
telecommunication related applications. The paper proves
that real-time emulation of a low-power TDMA receiver is
feasible at a clock speed of 25MHz.
The third paper, by Oh and Ha, presents a software
synthesis technique for minimizing buﬀer memory require-
ments of multimedia applications. This technique starts with
a given schedule of the application dataflow graph, and is
based on decomposing buﬀering requirements into global
buﬀers and local pointers into these buﬀers. Methods for
sharing global buﬀers and eﬃciently managing the local
pointer buﬀers are developed in this framework. Large re-
ductions in memory requirements are reported when apply-
ing these techniques to a JPEG encoder and an H.263 en-
coder.
The next paper, by Zhang and Parhi, focuses on an
FPGA implementation of a (3,6)-regular low-density parity-
check code (LDPC) decoder. In the past few years, the re-
cently rediscovered LDPC codes have received a lot of at-
tention and have been widely considered as next-generation
error-correcting codes for telecommunication and magnetic
storage. Unfortunately, the direct fully parallel decoder im-
plementation usually incurs too high hardware complex-
ity for many real applications. Hence, partly parallel de-
coder design approaches that can achieve appropriate trade-
oﬀs between hardware complexity and decoding through-
put are highly desirable. Applying a joint code and de-
coder design methodology, this paper develops a high-speed
(3,6)-regular LDPC code partly parallel decoder architec-
ture. This implementation supports a maximum symbol
throughput of 54Mbps and achieves a BER of 10−6 at
2 dB.
In the paper by Fox and Turner, FPGA is used as rapid
development platform for DCT approximations. The ap-
proximations are used to control the coding gain, MSE,
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quantization noise, hardware cost, and power consumption
by optimizing the coeﬃcient values and the datapath world
lengths. Lagrangian local search method is used to optimize
the coeﬃcients for the desired controlled parameters. Xilinix
FPGA is used to rapidly prototype the DCT architecture with
near optimal coding gain. The developed design methodol-
ogy allows trade-oﬀs among coding gain, hardware cost, and
power consumption.
The next paper, by Carreira et al., describes an approach
for FPGA-based design of FIR filters using the method of
peak-constrained least squares for controlling the frequency
response. The approach allows one to trade oﬀ passband-
to-stopband energy ratio with FPGA resource requirements
without altering the minimum stopband attenuation. Imple-
mentation of the approach utilizes JBits, which is a Java in-
terface for controlling the configuration bitstream of Xilinx
FPGAs.
In the next paper, by Spivey et al., a framework for
rapid prototyping FPGA-based systems is presented. The
framework “logic foundry” targets the integration of vari-
ous DSP architecture design levels (or modules) and com-
ponents. Four areas of integration: design flow integration,
component integration, platform integration, and software
integration are presented. Experimental results on Xilinix
FPGA of an incrementer design and turbo decoder design
show the use of the logic foundry for rapid prototyping.
The framework is very flexible; it can be used as an inte-
grated design environment or diﬀerent modules can be used
as stand-alone tools that can be integrated with other envi-
ronments.
The paper by Madahar et al. presents case studies of
adaptive beamformer applications for radar and sonar us-
ing a design environment and rapid prototyping methodol-
ogy developed under the ESPADON (Environment for Sig-
nal Processing and Rapid Prototyping) project. ESPADON
builds on existing tools, including Ptolemy Classic, GEDAE,
and Handel-C, to provide an integrated process for reduc-
ing the cost and development time involved in implementing
military signal processing applications. The paper focuses on
demonstrating the productivity gains achieved through the
ESPADON approach.
The next paper, by Bednara et al., develops a design
method for mapping digital linear controllers with large sig-
nal processing requirements into eﬃcient FPGA implemen-
tations. A case study of an inverse pendulum controller is
used to illustrate the ideas and demonstrate the advantages
of the proposed design techniques compared to software im-
plementation.
The last paper, by Jones and Cavallaro, addresses one
of the main challenges in developing design methodology
for rapid prototyping which is the transition from simula-
tion to a working prototype of a system. The developed de-
sign methodology is based on using an appropriate design
language to bridge the gap between simulation and proto-
typing. Such an approach combines the strengths of sim-
ulation and prototyping, allowing the designer to develop
and evaluate the target system partly in simulation on a host
computer and partly as a prototype on embedded hardware.
Several software tools have been developed for implement-
ing the proposed design methodology. It has been success-
fully used in the development of a next-generation code di-
vision multiple access (CDMA) cellular wireless communi-
cation system.
We would like to thank all of the people who have con-
tributed to this special issue, including all of the authors who
submitted papers; the Editorial Board for their encourage-
ment of the special issue; and the reviewers for all of their
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